

Sub 2

- State B

3. The instruction processing device according to claim 2, wherein said branch instruction control circuit generates the address mode information of the branch destination based on the address mode

information of the branch instruction.

4. The instruction processing device according to claim 2, wherein said branch instruction control circuit judges whether address mode information and an instruction address of a branch destination predicted by a branch prediction are correct using the address mode information and instruction address of the branch destination.
5. The instruction processing device according to claim 2, wherein said branch instruction control circuit outputs a signal indicating the address mode information and instruction address of the branch destination when issuing a branch destination instruction fetch request.
6. The instruction processing device according to claim 1, wherein said branch instruction control circuit outputs a signal indicating whether the branch instruction is accompanied by an address mode change when control of the branch instruction is terminated.
7. The instruction processing device according to claim 1, further comprising

a branch history circuit relating address mode information and an instruction address of a branch instruction to address mode information and an instruction address of a branch destination, storing
 5 related address mode information and instruction addresses of the branch instruction and branch destination, and making a branch prediction for the fetched branch instruction.

10 8. The instruction processing device according to claim 1, further comprising

a branch destination address generation circuit generating an instruction address of a branch destination of the branch instruction using the
 15 address mode information,
 wherein said transfer circuit transfers the address mode information stored in the storage circuit to the branch destination address generation circuit when the branch instruction is executed.

20

Sub 03

9. ~~An instruction processing device, comprising:~~

a storage circuit storing mode information of a fetched instruction with an instruction address of the fetched instruction;

25

a branch instruction control circuit controlling

5 a transfer circuit transferring the mode
information stored in the storage circuit to the
branch instruction control circuit when the branch
instruction is executed.

Sub B1

24

instruction processing method, comprising:
 storing mode information of an information
 processing apparatus, which is to be determined when
 each instruction, as a part of an instruction
 processing method;
 fetching an instruction;
 determining mode information of the fetched
 instruction in each cycle of an instruction process
 of the fetched instruction; and
 controlling the instruction process for the
 instruction based on the stored mode
 information.

instruction processing device, comprising:
 a storage means for storing address mode
 information of a fetched instruction with an
 address of the fetched instruction;
 an instruction control means for controlling
 an instruction using the address mode
 information if the fetched instruction is the branch
 instruction; and
 a transfer means for transferring the address mode
 information stored in the storage means to the branch

12. An instruction processing method, comprising:
- 5 handling mode information of an information processing apparatus, which is to be determined when fetching each instruction, as a part of an instruction address;
- fetching an instruction;
- storing mode information of the fetched instruction in each cycle of an instruction process for the fetched instruction; and
- 10 controlling the instruction process for the fetched instruction based on the stored mode information.
- 15
13. An instruction processing device, comprising:
- storage means for storing address mode information of a fetched instruction with an instruction address of the fetched instruction;
- 20 branch instruction control means for controlling a branch instruction using the address mode information if the fetched instruction is the branch instruction; and
- transfer means for transferring the address mode information stored in the storage means to the branch
- 25

5

5

5

10

10

Sub B1

15

15

15

15

25

~~plurality of instruction fetch ports and performing~~
an instruction fetch by way of an out-of-order system,
comprising:

- 5 storage means for storing mode information
obtained when an instruction fetch request is issued,
with an instruction address for each port; and

fetch means for performing an instruction fetch
based on mode information corresponding to a port to
be used.

Add
Q5

000000" 44 000000